Efficient Design of FFT Module Using Dual Edge Triggered Flip Flop and Clock Gating

Preyadharan R, Tamilselvan A


>In this paper, an approach to develop Fast Fourier Transform (FFT) module is with the help of the architecture level and system level is proposed. OFDM is used in many communication systems such as high data rate mobile wireless communication. In the OFDM architecture, FFT is used to modulate the data where it is converted from time domain to frequency domain at the receiver and IFFT converts frequency domain to time domain at the transmitter. Both transforms are same; the only difference is the twiddle factors in each being the complex conjugate of one another. FFT is efficiently used to compute Discrete Fourier Transform (DFT) and its inverse. In this proposed system, FFT used in Orthogonal Frequency Division Multiplexing (OFDM) is realized using dual edge triggered flip flop (DETFF) instead of using single edge triggered flip flop traditionally in the architectural level and using the gated clocking for the input system in order to reduce the power consuming. Speed of processing is one of the important factors of the blocks in OFDM system. By using DETFF, it captures and propagate the data at both clock edges hence it is suitable for high data rate applications and also speed of FFT module can be increased. Power consuming in the design due to the clock dissipation by using the Clock Gating method to reduce the clock power. This proposed structure can modify the designs in both architectural structure and system level structure. 


Computer Science; ASDF Journals; ASDF; ASDF International; Electronics; Communication Engineering; Communication; Engineering

Full Text:



Svilen Dimitrov, Sinan Sinanovic, Harald Haas, “Clipping Noise in OFDM-Based Optical Wireless Communication Systems”, IEEE Transactions on Communications, VOL. 60, NO. 4, April 2012.

Nilesh Chide, Shreyas Deshmukh, Prof. P.B. Borole, “Implementation of OFDM System using IFFT and FFT”, International Journal of Engineering Research and Applications (IJERA), Vol. 3, Issue 1, January -February 2013, pp.2009-2014.

K.Harikrishna, T. Rama Rao, Vladimir A. Labay, “FPGA Implementation of FFT Algorithm for IEEE 802.16e (Mobile WiMAX)”, International Journal of Computer Theory and Engineering, Vol. 3, No. 2, April 2011.

Manohar Ayinala, Michael Brown, Keshab K. Parhi, “Pipelined Parallel FFT Architectures via Folding Transformation”, IEEE Transactions On Very Large Scale Integration (VLSI) Systems, Vol. 20, NO. 6, JUNE 2012.

Sudha Kiran G, Brundavani P, “FPGA Implementation of 256-Bit, 64-Point DIT-FFT Using Radix-4 Algorithm”, International Journal of Advanced Research in Computer Science and Software Engineering, Volume 3, Issue 9, September 2013.

Mr. Abhishek Gupta, Mr. Amit Jain, Mr. Anand Vardhan Bhalla, Mr. Utsav Malviya, “Design Of High Speed FFT Processor Using Vedic Multiplication Technique”, International Journal of Engineering Research and Applications, Vol. 2, Issue 5, September- October 2012, pp.1501-1504.

Ravi.T, Irudaya Praveen.D, Kannan.V, “Design and Analysis of High Performance Double Edge Triggered D-Flip Flop”, International Journal of Recent Technology and Engineering, Volume-1, Issue-6, January 2013.

Dhivya.S.P, Nirmal Kumar.R, Vijayasalini.P, Dr. G. M. TamilSelvan, “Design of Low Power, Highly Performing Dual Edge Triggered Sense Amplifier Flip Flops”, International Journal of Emerging Technology and Advanced Engineering, Volume 3, Issue 1, January 2013.

Myint Wai Phyu, Kangkang Fu, Wang Ling Goh, Kiat-Seng Yeo, “Power-Efficient Explicit-Pulsed Dual-Edge Triggered Sense-Amplifier Flip-Flops”, IEEE Transactions On Very Large Scale Integration (VLSI) Systems, Vol. 19, No. 1, January 2011.

Ms. Tania Gupta, Mr. Rajesh Mehra, “Low Power Explicit Pulsed Conditional Discharge Double Edge Triggered Flip-Flop”, International Journal of Scientific & Engineering Research, Volume 3, Issue 11, November-2012.

Massoud Pedram, Qing Wu, Dept. Of Electrical Engineering-Systems University Of Southern California, “A New Design for Double Edge Triggered Flip-Flops”.

Shingo Yoshizawa, HirokazuIkeuchi, and Yoshikazu Miyanaga Graduate School of Information Science and Technology, Hokkaido University, Japan, “Scalable Pipeline Architecture Of Mmse Mimo Detector For 4x4 Mimo-Ofdm Receiver”.

Marwan A. Jaber, Daniel Massicotte and Youssef Achouri University, “A Higher Radix FFT FPGA Implementation Suitable for OFDM Systems”.

S. H. Rasouli, A. Amirabadi, A. S. Seyedi and A. Afzali-Kusha, “Double Edge Triggered Feedback Flip-Flop”.

Andreas Dandalis and Viktor K.Prasanna, university of southern California, Los Angles, “Fast parallel implementation of DFT using Configurable devices”.


  • There are currently no refbacks.

Copyright (c) 2016 DCRC (Digital CopyRights Center, UK)

© 2012 - 2016 : ASDF International